IN74ACT112 - Dual J-K Negative-Edge-Triggered Flip-Flop

IK Semiconductor

Datasheet Details

Part number	IN74ACT112
Manufacturer	IK Semiconductor
File Size	299.28 KB
Description	Dual J-K Negative-Edge-Triggered Flip-Flop
Datasheet	IN74ACT112 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
IN74AC109	Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS	ETC
IN74AC244	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Speed Silicon-Gate CMOS	Integral
IN74AC245	Octal 3-State Noninverting Bus Transceiver High-Speed Silicon-Gate CMOS	Integral
IN74AC257	Quad 2-Input Date Selector/Multiplexer with 3-State Outputs High-Speed Silicon-Gate CMOS	Integral
IN74AC299	8-Bit Bidirectional Universal Shift Register with Parallel I/O High-Speed Silicon-Gate CMOS	Integral

Other Datasheets by IK Semiconductor

Part Number	Description
IN74ACT11	Triple 3-Input AND Gate
IN74ACT10	Triple 3-Input Positive-NAND Gate
IN74ACT109	Dual J-K Positive-Edge-Triggered Flip-Flop
IN74ACT125	Quad 3-State Buffer
IN74ACT132	Quad 2-Input NAND Schmitt-Trigger Inverter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

TECHNICAL DATA IN74ACT112 Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74ACT112 is identical in pinout to the LS/ALS112, HC/HCT112. The IN74ACT112 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs. Each flip-flop is negative-edge clocked and has active-low asynchronous Set and Reset inputs. • TTL/NMOS Compatible Input Levels • Outputs Directly Interface to CMOS, NMOS, and TTL • Operating Voltage Range: 4.5 to 5.5 V • Low Input Current: 1.0 µA; 0.