Datasheet4U Logo Datasheet4U.com

IS43LR16200C - 1M x 16Bits x 2Banks Mobile DDR SDRAM

General Description

The IS43LR16200C is 33,554,432 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 2 banks of 1,048,576 words x 16 bits.

This product uses a double-data-rate architecture to achieve high-speed operation.

Key Features

  • JEDEC standard 1.8V power supply.
  • Two internal banks for concurrent operation.
  • MRS cycle with address key programs - CAS latency 2, 3 (clock) - Burst length (2, 4, 8, 16) - Burst type (sequential & interleave).
  • Fully differential clock inputs (CK, /CK).
  • All inputs except data & DM are sampled at the rising edge of the system clock.
  • Data I/O transaction on both edges of data strobe.
  • Bidirectional data strobe per byte of data (DQS).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IS431 (IS431 / IS432) TOTEM POLE OUTPUT TYPE OPIC LIGHT DETECTOR Sharp Electrionic Components
IS432 (IS431 / IS432) TOTEM POLE OUTPUT TYPE OPIC LIGHT DETECTOR Sharp Electrionic Components
IS435 BUILT IN AMP TYPE LIGHT DETECTOR Sharp Electrionic Components
IS436 BUILT IN AMP TYPE LIGHT DETECTOR Sharp Electrionic Components
IS437 (IS437 / IS438) TYPE OPIC LIGHT DETECTOR Sharp Electrionic Components

Other Datasheets by ISSI (now Infineon)

Part Number Description
IS43LR16200D 1M x 16Bits x 2Banks Mobile DDR SDRAM
IS43LR16128B 2Gb Mobile DDR SDRAM
IS43LR16160F 4M x 16Bits x 4Banks Mobile DDR SDRAM
IS43LR16160G 4M x 16Bits x 4Banks Mobile DDR SDRAM
IS43LR16320B 8M x 16Bits x 4Banks Mobile DDR SDRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IS43LR16200C 1M x 16Bits x 2Banks Mobile DDR SDRAM Description The IS43LR16200C is 33,554,432 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 2 banks of 1,048,576 words x 16 bits. This product uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2N prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. This product offers fully synchronous operations referenced to both rising and falling edges of the clock. The data paths are internally pipelined and 2n-bits prefetched to achieve high bandwidth. All input and output voltage levels are compatible with LVCMOS. Features • JEDEC standard 1.