Datasheet4U Logo Datasheet4U.com

IS61QDPB22M18A2 - 36Mb QUADP (Burst 2) Synchronous SRAM

Download the IS61QDPB22M18A2 datasheet PDF. This datasheet also covers the IS61QDPB22M18A variant, as both devices belong to the same 36mb quadp (burst 2) synchronous sram family and are provided as variant models within a single manufacturer datasheet.

General Description

devices.

need for high-speed bus turnaround.

operations are self-timed.

Key Features

  • 1Mx36 and 2Mx18 configuration available.
  • On-chip Delay-Locked Loop (DLL) for wide data valid window.
  • Separate independent read and write ports with concurrent read and write operations.
  • Synchronous pipeline read with EARLY write operation.
  • Double Data Rate (DDR) interface for read and write input ports.
  • 2.5 Cycle read latency.
  • Fixed 2-bit burst for read and write operations.
  • Clock stop support.
  • Two input clocks (K and K#) for address and cont.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IS61QDPB22M18A-ISSI.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription for IS61QDPB22M18A2 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for IS61QDPB22M18A2. For precise diagrams, and layout, please refer to the original PDF.

IS61QDPB22M18A/A1/A2 IS61QDPB21M36A/A1/A2 2Mx18, 1Mx36 36Mb QUADP (Burst 2) Synchronous SRAM (2.5 CYCLE READ LATENCY) DECEMBER 2014 FEATURES  1Mx36 and 2Mx18 configurati...

View more extracted text
CLE READ LATENCY) DECEMBER 2014 FEATURES  1Mx36 and 2Mx18 configuration available.  On-chip Delay-Locked Loop (DLL) for wide data valid window.  Separate independent read and write ports with concurrent read and write operations.  Synchronous pipeline read with EARLY write operation.  Double Data Rate (DDR) interface for read and write input ports.  2.5 Cycle read latency.  Fixed 2-bit burst for read and write operations.  Clock stop support.  Two input clocks (K and K#) for address and control registering at rising edges only.  Two echo clocks (CQ and CQ#) that are delivered simultaneously with data.

More Datasheets from ISSI (now Infineon)

Part Number Description
IS61QDPB22M18A 36Mb QUADP (Burst 2) Synchronous SRAM
IS61QDPB22M18A1 36Mb QUADP (Burst 2) Synchronous SRAM
IS61QDPB22M36A 72Mb QUADP (Burst 2) Synchronous SRAM
IS61QDPB22M36A1 72Mb QUADP (Burst 2) Synchronous SRAM
IS61QDPB22M36A2 72Mb QUADP (Burst 2) Synchronous SRAM
IS61QDPB22M36C 72Mb QUADP Synchronous SRAM
IS61QDPB22M36C1 72Mb QUADP Synchronous SRAM
IS61QDPB22M36C2 72Mb QUADP Synchronous SRAM
IS61QDPB21M18A 18Mb QUADP (Burst 2) Synchronous SRAM
IS61QDPB21M18A1 18Mb QUADP (Burst 2) Synchronous SRAM