Datasheet4U Logo Datasheet4U.com

IS64VPS204818B - 36Mb Single CYCLE DESELECT STATIC RAM

This page provides the datasheet information for the IS64VPS204818B, a member of the IS61LPS102436B 36Mb Single CYCLE DESELECT STATIC RAM family.

Datasheet Summary

Description

The 36Mb product family

Features

  • Internal self-timed write cycle.
  • Individual Byte Write Control and Global Write.
  • Clock controlled, registered address, data and control.
  • Burst sequence control using MODE input.
  • Three chip enable option for simple depth ex- pansion and address pipelining.
  • Common data inputs and data outputs.
  • Auto Power-down during deselect.
  • Single cycle deselect.
  • Snooze MODE for reduced-power standby.
  • JTAG Boundary Scan.

📥 Download Datasheet

Datasheet preview – IS64VPS204818B

Datasheet Details

Part number IS64VPS204818B
Manufacturer ISSI
File Size 1.20 MB
Description 36Mb Single CYCLE DESELECT STATIC RAM
Datasheet download datasheet IS64VPS204818B Datasheet
Additional preview pages of the IS64VPS204818B datasheet.

📁 Similar Datasheet

  • IS64VPS25618A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS64VPS12836A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS64C25616AL - 256K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
  • IS64C25616AS - 256K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
  • IS64C6416AL - 64K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
  • IS64LPS12832A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS64LPS12836A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS64LPS25618A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS64LV51216 - (IS61LV51216 / IS64LV51216) 512K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM (Integrated Silicon Solution)
  • IS64WV12816DBLL - 128K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM (Integrated Silicon Solution)
Other Datasheets by ISSI

Full PDF Text Transcription

Click to expand full text
IS61(64)LPS102436B/IS61(64)VPS/VVPS102436B IS61(64)LPS204818B/IS61(64)VPS/VVPS204818B 1M x 36, 1M x 32, 2M x 18 36 Mb SYNCHRONOUS PIPELINED, Single CYCLE DESELECT STATIC RAM NOVEMBER 2017 FEATURES • Internal self-timed write cycle • Individual Byte Write Control and Global Write • Clock controlled, registered address, data and control • Burst sequence control using MODE input • Three chip enable option for simple depth ex- pansion and address pipelining • Common data inputs and data outputs • Auto Power-down during deselect • Single cycle deselect • Snooze MODE for reduced-power standby • JTAG Boundary Scan for BGA package • Power Supply LPS: Vdd 3.3V (+ 5%), Vddq 3.3V/2.5V (+ 5%) VPS: Vdd 2.5V (+ 5%), Vddq 2.5V (+ 5%) VVPS: Vdd 1.8V (+ 5%), Vddq 1.
Published: |