Datasheet4U Logo Datasheet4U.com

41C16256 - IS41C16256

Datasheet Summary

Description

The ICSI IS41C16256 and IS41LV16256 is a 262,144 x 16bit high-performance CMOS Dynamic Random Access Memories.

The IS41C16256 offer an accelerated cycle access called EDO Page Mode.

EDO Page Mode allows 512 random accesses within a single row with access cycle time as short as 10 ns per 16-bit word.

Features

  • Extended Data-Out (EDO) Page Mode access cycle TTL compatible inputs and outputs; tristate I/O Refresh Interval: 512 cycles /8 ms Refresh Mode: RAS-Only, CAS-before-RAS (CBR), Hidden.
  • Single power supply: 5V ± 10% (IS41C16256) 3.3V ± 10% (IS41LV16256).
  • Byte Write and Byte Read operation via two CAS.
  • Industrial Temperature Range -40oC to 85oC.

📥 Download Datasheet

Datasheet preview – 41C16256

Datasheet Details

Part number 41C16256
Manufacturer Integrated Circuit Solution
File Size 256.39 KB
Description IS41C16256
Datasheet download datasheet 41C16256 Datasheet
Additional preview pages of the 41C16256 datasheet.
Other Datasheets by Integrated Circuit Solution

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com IS41C16256 IS41LV16256 256K x 16 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE FEATURES Extended Data-Out (EDO) Page Mode access cycle TTL compatible inputs and outputs; tristate I/O Refresh Interval: 512 cycles /8 ms Refresh Mode: RAS-Only, CAS-before-RAS (CBR), Hidden • Single power supply: 5V ± 10% (IS41C16256) 3.3V ± 10% (IS41LV16256) • Byte Write and Byte Read operation via two CAS • Industrial Temperature Range -40oC to 85oC • • • • DESCRIPTION The ICSI IS41C16256 and IS41LV16256 is a 262,144 x 16bit high-performance CMOS Dynamic Random Access Memories. The IS41C16256 offer an accelerated cycle access called EDO Page Mode. EDO Page Mode allows 512 random accesses within a single row with access cycle time as short as 10 ns per 16-bit word.
Published: |