Datasheet4U Logo Datasheet4U.com

ICSSSTU32866 - 25-Bit Configurable Registered Buffer

Datasheet Summary

Description

This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL_18.

The control inputs are LVCMOS.

Features

  • 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity check functionality.
  • Supports SSTL_18 JEDEC specification on data inputs and outputs.
  • Supports LVCMOS switching levels on CSR# and RESET# inputs.
  • Low voltage operation VDD = 1.7V to 1.9V.
  • Available in 96 BGA package Pin Configuration 1 A B C D E F G H J K L M N P 2 3 4 5 6 Functionality Truth Table I nputs RST# H H H H H H H H H H H H L DCS# L L L L L L H H H H H H X or Floating C.

📥 Download Datasheet

Datasheet preview – ICSSSTU32866

Datasheet Details

Part number ICSSSTU32866
Manufacturer Integrated Circuit System
File Size 202.68 KB
Description 25-Bit Configurable Registered Buffer
Datasheet download datasheet ICSSSTU32866 Datasheet
Additional preview pages of the ICSSSTU32866 datasheet.

📁 Similar Datasheet

Other Datasheets by Integrated Circuit System
  • ICS1562 - programmable differential Output Video Dot Clock Generator
  • ICS1562A - User-programmable differential Output Graphics Clock Generator
  • ICS1562B - User-programmable differential Output Graphics Clock Generator
  • ICS855011 - 1-to-2 Differential-to-2.5V/3.3V CML Fanout Buffer
  • ICS858011 - 1-TO-2 DIFFERNTIAL-TO-CML FANOUT BUFFER
  • ICS873032 - 5V LVPECL/ECL CLOCK GENERATOR
  • ICS873034 - 3.3V LVPECL/ECL CLOCK GENERATOR
  • ICS94235 - Programmable System Clock Chip

Full PDF Text Transcription

Click to expand full text
Integrated Circuit Systems, Inc. ICSSSTU32866 Advance Information www.DataSheet4U.com 25-Bit Configurable Registered Buffer Recommended Application: • DDR2 Memory Modules • Provides complete DDR DIMM logic solution with ICS97U877 Product Features: • 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity check functionality • Supports SSTL_18 JEDEC specification on data inputs and outputs • Supports LVCMOS switching levels on CSR# and RESET# inputs • Low voltage operation VDD = 1.7V to 1.
Published: |