Datasheet4U Logo Datasheet4U.com

ICS548-03 - Low Skew Clock Inverter and Divider

Datasheet Summary

Description

The ICS548-03 is a low cost, low skew, high performance general-purpose clock designed to produce a set of one output clock, one inverted output clock, and one clock divided-by-2.

Features

  • Packaged in 16 pin narrow (150 mil) SOIC Input clock up to 160 MHz in the non-PLL mode Provides clock outputs of CLK, CLK, and CLK/2 Low skew (500 ps) on CLK, CLK, and CLK/2 All outputs can be tri-stated Entire chip can be powered down by changing one or two select pins.
  • 3.3V or 5.0V operating voltage.

📥 Download Datasheet

Datasheet preview – ICS548-03

Datasheet Details

Part number ICS548-03
Manufacturer Integrated Circuit Systems
File Size 90.73 KB
Description Low Skew Clock Inverter and Divider
Datasheet download datasheet ICS548-03 Datasheet
Additional preview pages of the ICS548-03 datasheet.

📁 Similar Datasheet

  • ICS548-03 - Low Skew Clock Inverter and Divider (ICST)
  • ICS548-05A - MP3 Audio Clock (ICST)
  • ICS548A-03 - LOW SKEW CLOCK INVERTER AND DIVIDER (Integrated Device Technology)
  • ICS548A-03 - LOW SKEW CLOCK INVERTER AND DIVIDER (Renesas)
  • ICS541 - PRELIMINARY INFORMATION PLL Clock Divider (ICST)
  • ICS542 - CLOCK DIVIDER (IDT)
  • ICS542 - CLOCK DIVIDER (Renesas)
  • ICS542 - Clock Divider (ICST)
  • ICS543 - PRELIMINARY INFORMATION Clock Divider and 2X Multiplier (ICST)
  • ICS544-01 - CLOCK DIVIDER (Renesas)
Other Datasheets by Integrated Circuit Systems
  • ICS501 - LOCO PLL Clock Multiplier
  • ICS501B - LOCO PLL Clock Multiplier
  • ICS502 - LOCO PLL Clock Multiplier
  • ICS503 - LOCO PLL Clock Multiplier
  • ICS507-xx - PECL Clock Synthesizer
  • ICS508 - PECL to CMOS Converter
  • ICS512 - PLL Clock Multiplier
  • ICS513 - PLL Clock Generator

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com ADVANCE INFORMATION ICS548-03 Low Skew Clock Inverter and Divider Features • • • • • • Packaged in 16 pin narrow (150 mil) SOIC Input clock up to 160 MHz in the non-PLL mode Provides clock outputs of CLK, CLK, and CLK/2 Low skew (500 ps) on CLK, CLK, and CLK/2 All outputs can be tri-stated Entire chip can be powered down by changing one or two select pins • 3.3V or 5.0V operating voltage Description The ICS548-03 is a low cost, low skew, high performance general-purpose clock designed to produce a set of one output clock, one inverted output clock, and one clock divided-by-2. Using our patented analog Phase-Locked Loop (PLL) techniques, the device operates from a frequency range from 10 MHz to 120 MHz in the PLL mode, and up to 160 MHz in the non-PLL mode.
Published: |