ICS680-01 Datasheet PDF (Networking Clock Synthesizer and Zero Delay Buffer) | Download Integrated Circuit Systems ICS680-01

ICS680-01 - Networking Clock Synthesizer and Zero Delay Buffer

Description

The ICS680-01 generates four high-frequency clock outputs and a reference from a 25 MHz crystal or clock input.

The device includes a low-skew, single input to four output zero delay clock buffer.

It can replace multiple crystals and oscillators, saving board space and cost.

Features

Packaged in 24-pin TSSOP Available in Pb (lead) free package Replaces multiple crystals and oscillators Input crystal or clock frequency of 25 MHz Five output driver driven by external clock Duty cycle of 45/55 Operating voltage of 3.3 V Advanced, low-power CMOS process Fixed output frequencies of 25 MHz and 48 MHz Selectable output frequencies of 24 MHz, 48 MHz, 50 MHz and 66.6666 MHz.

Datasheet Details

Part number	ICS680-01
Manufacturer	Integrated Circuit Systems
File Size	187.79 KB
Description	Networking Clock Synthesizer and Zero Delay Buffer
Datasheet	ICS680-01 Datasheet
Additional preview pages of the ICS680-01 datasheet.

📁 Similar Datasheet

ICS601-01 - LOW PHASE NOISE CLOCK MULTIPLIER (Renesas)

ICS601-02 - LOW PHASE NOISE CLOCK MULTIPLIER (Renesas)

ICS601-21 - LOW PHASE NOISE CLOCK MULTIPLIER (Renesas)

ICS621 - LOW SKEW 1 TO 4 CLOCK BUFFER (Renesas)

ICS650-01 - SYSTEM PERIPHERAL CLOCK SOURCE (Renesas)

ICS650-07C - NETWORKING CLOCK SOURCE (Renesas)

ICS650-11 - NETWORKING CLOCK SYNTHESIZER (IDT)

ICS650-14 - NETWORKING SYSTEM CLOCK (Renesas)

ICS650-21 - SYSTEM PERIPHERAL CLOCK SOURCE (Renesas)

ICS650-22 - PRV AND STB CLOCK SOURCE (Renesas)

Full PDF Text Transcription

Click to expand full text

ICS680-01 Networking Clock Synthesizer and Zero Delay Buffer www.DataSheet4U.com Description The ICS680-01 generates four high-frequency clock outputs and a reference from a 25 MHz crystal or clock input. The device includes a low-skew, single input to four output zero delay clock buffer. It can replace multiple crystals and oscillators, saving board space and cost. The device has a power-down tri-state (PDTS) pin that place the clock outputs in a high-impedance state when pulled low. The PDTS pin includes an internal pull-up resistor.

Published: Jan 22, 2009 |