ICS91305I - High Performance Communication Buffer

Integrated Circuit Systems

General Description

The ICS91305I is a high performance, low skew, low jitter clock driver.

It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF input with the CLKOUT signal.

Key Features

Zero input - output delay Frequency range 10 - 133 MHz (3.3V) 5V tolerant input REF High loop filter bandwidth ideal for Spread Spectrum.

📥 Download Datasheet

ICS91305I high performance communication buffer by Integrated Circuit Systems - Datasheet Preview

Datasheet Details

Part number	ICS91305I
Manufacturer	Integrated Circuit Systems
File Size	160.39 KB
Description	High Performance Communication Buffer
Datasheet	ICS91305I Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
ICS91305I	High Performance Communication Buffer	Renesas
ICS91305	High Performance Communication Buffer	Renesas
ICS9112-26	Low Skew Output Buffer	Renesas
ICS9112A-16	Low Skew Output Buffer	Renesas
ICS9148-25	Pentium/Pro System and Cyrix Clock Chip	ICST

Other Datasheets by Integrated Circuit Systems

Part Number	Description
ICS91305	High Performance Communication Buffer
ICS91309	High performance Communication Buffer
ICS9131	32 KhZ Motherboard Frequency Generator
ICS9133X	32 kHz Motherboard Frequency Generator
ICS9134-06	(ICS9134-06 / ICS9134-07) 32 kHz Motherboard Frequency Generator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

Integrated Circuit Systems, Inc. ICS91305I High Performance Communication Buffer General Description The ICS91305I is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF input with the CLKOUT signal. It is designed to distribute high speed clocks in communication systems operating at speeds from 10 to 133 MHz. ICS91305I is a zero delay buffer that provides synchronization between the input and output. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than +/- 350 pS, the part acts as a zero delay buffer. The ICS91305I comes in an eight pin 150 mil SOIC package. It has five output clocks.