ICS91305 - High Performance Communication Buffer

Renesas

General Description

The ICS91305 is a high performance, low skew, low jitter clock driver.

It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF input with the CLKOUT signal.

Key Features

Zero input - output delay.
Frequency range 10 - 133 MHz (3.3V).
5V tolerant input REF.
High loop filter bandwidth ideal for Spread Spectrum.

📥 Download Datasheet

ICS91305 high performance communication buffer by Renesas - Datasheet Preview

Datasheet Details

Part number	ICS91305
Manufacturer	Renesas
File Size	282.20 KB
Description	High Performance Communication Buffer
Datasheet	ICS91305 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
ICS91305	High Performance Communication Buffer	Integrated Circuit Systems
ICS91305I	High Performance Communication Buffer	Integrated Circuit Systems
ICS91309	High performance Communication Buffer	Integrated Circuit Systems
ICS9131	32 KhZ Motherboard Frequency Generator	Integrated Circuit Systems
ICS9133X	32 kHz Motherboard Frequency Generator	Integrated Circuit Systems

Other Datasheets by Renesas

Part Number	Description
ICS91305I	High Performance Communication Buffer
ICS9112-26	Low Skew Output Buffer
ICS9112A-16	Low Skew Output Buffer
ICS9169-01	Frequency Generator and Integrated Buffers
ICS91718	Clock Generator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

ICS91305 High Performance Communication Buffer General Description The ICS91305 is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF input with the CLKOUT signal. It is designed to distribute high speed clocks in communication systems operating at speeds from 10 to 133 MHz. ICS91305 is a zero delay buffer that provides synchronization between the input and output. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than +/- 350 pS, the part acts as a zero delay buffer. Features • Zero input - output delay • Frequency range 10 - 133 MHz (3.