Datasheet4U Logo Datasheet4U.com

MK2058-01 - Communications Clock Jitter Attenuator

General Description

The MK2058-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock jitter attenuator designed for system clock distribution applications.

This monolithic IC, combined with an external inexpensive quartz crystal, can be used to replace a more costly hybrid VCXO retiming module.

Key Features

  • Excellent jitter attenuation for telecom clocks.
  • Also serves as a general purpose clock jitter.
  • attenuator for distributed system clocks and recovered data or video clocks 2:1 Input MUX for input reference clocks VCXO-based clock generation offers very low jitter and phase noise generation Output clock is phase and frequency locked to the selected input reference clock Fixed input to outpu.

📥 Download Datasheet

Datasheet Details

Part number MK2058-01
Manufacturer Integrated Circuit Systems
File Size 150.08 KB
Description Communications Clock Jitter Attenuator
Datasheet download datasheet MK2058-01 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MK2049-34 CLOCK VCXO PLL Renesas
MK2049-36 CLOCK PLL Renesas
MK2049-45 CLOCK PLL Renesas
MK2049-45 CLOCK PLL Renesas
MK20DN128VFM5 32-bit MCU Freescale Semiconductor

Other Datasheets by Integrated Circuit Systems

Part Number Description
MK2059-01 VCXO-Based Frame Clock Frequency Translator
MK2011 Fast Ethernet Clock Source
MK2014A Fast Ethernet Clock Source
MK2042-01 Communications Clock Monitor
MK2049-01 Communications Clock PLL

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MK2058-01 Communications Clock Jitter Attenuator Description The MK2058-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock jitter attenuator designed for system clock distribution applications. This monolithic IC, combined with an external inexpensive quartz crystal, can be used to replace a more costly hybrid VCXO retiming module. The device accepts and outputs the same clock frequency in selectable ranges covering 4kHz to 27MHz. A dual input mux is also provided. By controlling the VCXO frequency within a phase-locked loop (PLL), the output clock is phase and frequency locked to the input clock. Through selection of external loop filter components, the PLL loop bandwidth and damping factor can be tailored to meet system clock requirements.