Datasheet4U Logo Datasheet4U.com

IDT5T93GL04 - 2.5V LVDS 1:4 GLITCHLESS CLOCK BUFFER TERABUFFER II

General Description

The IDT5T93GL04 2.5V differential clock buffer is a user-selectable differential input to four LVDS outputs.

The fanout from a differential input to four LVDS outputs reduces loading on the preceding driver and provides an efficient clock distribution network.

Key Features

  • Guaranteed low skew:.

📥 Download Datasheet

Datasheet Details

Part number IDT5T93GL04
Manufacturer Integrated Device Technology
File Size 787.99 KB
Description 2.5V LVDS 1:4 GLITCHLESS CLOCK BUFFER TERABUFFER II
Datasheet download datasheet IDT5T93GL04 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT5T9050 2.5V SINGLE DATA RATE 1:5 CLOCK BUFFER TERABUFFER JR Integrated Device
IDT5T940 PRECISION CLOCK GENERATOR OC-192 APPLICATIONS Integrated Device
IDT5T30553 LOW SKEW 1 TO 4 CLOCK BUFFER Renesas
IDT5T30553 LOW SKEW 1 TO 4 CLOCK BUFFER IDT
IDT54AHCT138 High Speed CMOS 1-of-8 Decoder IDT

Other Datasheets by Integrated Device Technology

Part Number Description
IDT5T93GL02 2.5V LVDS 1:2 GLITCHLESS CLOCK BUFFER TERABUFFER II
IDT5T93GL06 2.5V LVDS 1:6 GLITCHLESS CLOCK BUFFER TERABUFFER II
IDT5T93GL10 2.5V LVDS 1:10 GLITCHLESS CLOCK BUFFER TERABUFFER II
IDT5T9306 2.5V LVDS 1:6 CLOCK BUFFER TERABUFFER II
IDT5T9310 2.5V LVDS 1:10 CLOCK BUFFER TERABUFFER II

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com 2.5V LVDS, 1:4 GLITCHLESS CLOCK BUFFER TERABUFFER™ II General Description The IDT5T93GL04 2.5V differential clock buffer is a user-selectable differential input to four LVDS outputs. The fanout from a differential input to four LVDS outputs reduces loading on the preceding driver and provides an efficient clock distribution network. The IDT5T93GL04 can act as a translator from a differential HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML, or LVDS input to LVDS outputs. A single-ended 3.3V / 2.5V LVTTL input can also be used to translate to LVDS outputs. The redundant input capability allows for a glitchless change-over from a primary clock source to a secondary clock source up to 450MHz. Selectable inputs are controlled by SEL.