QS5917T Overview
The QS5917T Clock Driver uses an internal phase locked loop (PLL) to lock low skew outputs to one of two reference clock inputs. Eight outputs are available: Careful layout and design insures < 500ps skew between the Q0-Q4, and Q/2 outputs.
QS5917T Key Features
- QS5917T