IS43R83200F Description
IS43R83200F IS43/46R16160F, IS43/46R32800F 8Mx32, 16Mx16, 32Mx8 PRELIMINARY INFORMATION 256Mb DDR SDRAM MARCH 2014.
IS43R83200F Key Features
- VDD and VDDQ: 2.5V ± 0.2V
- SSTL_2 patible I/O
- Double-data rate architecture; two data transfers
- Bidirectional, data strobe (DQS) is transmitted/
- DQS is edge-aligned with data for READs and centre-aligned with data for WRITEs
- Differential clock inputs (CK and CK)
- DLL aligns DQ and DQS transitions with CK transitions
- mands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Four internal banks for concurrent operation
- Data Mask for write data. DM masks write data at both rising and falling edges of data strobe