Datasheet4U Logo Datasheet4U.com

80960CA-33 - HIGH-PERFORMANCE EMBEDDED PROCESSOR

General Description

4 3.3 80960CA Mechanical Data 11 3.3.1 80960CA PGA Pinout 11 3.3.2 80960CA PQFP Pinout 15 3.4 Package Thermal Specifications 18 3.5 Stepping Register Information 20 3.6 Suggested Sources for 80960CA Accessories 20 4.0 ELECTRICAL SPECIFICATIONS 21 4.1 Absolute Maximum Ratings 21 4.2 Operatin

📥 Download Datasheet

Datasheet Details

Part number 80960CA-33
Manufacturer Intel Corporation
File Size 0.95 MB
Description HIGH-PERFORMANCE EMBEDDED PROCESSOR
Datasheet download datasheet 80960CA-33 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
80960JF EMBEDDED 32-BIT MICROPROCESSOR Intel
8097BH Advanced 16-Bit Microcontroller Intel
8098 COMMERCIAL/EXPRESS HMOS MICROCONTROLLER Intel
809xBH Advanced 16-Bit Microcontroller Intel

Other Datasheets by Intel Corporation

Part Number Description
80960CA-16 HIGH-PERFORMANCE EMBEDDED PROCESSOR
80960CA-25 HIGH-PERFORMANCE EMBEDDED PROCESSOR
80960CF-16 HIGH-PERFORMANCE SUPERSCALAR PROCESSOR
80960CF-16 HIGH-PERFORMANCE SUPERSCALAR EMBEDDED MICROPROCESSOR
80960CF-25 HIGH-PERFORMANCE SUPERSCALAR PROCESSOR

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
80960CA-33, -25, -16 32-BIT HIGH-PERFORMANCE EMBEDDED PROCESSOR • Two Instructions/Clock Sustained Execution • Four 59 Mbytes/s DMA Channels with Data Chaining • Demultiplexed 32-bit Burst Bus with Pipelining s 32-bit Parallel Architecture s Four On-Chip DMA Channels s s s s — Two Instructions/clock Execution — Load/Store Architecture — Sixteen 32-bit Global Registers — Sixteen 32-bit Local Registers — Manipulates 64-bit Bit Fields — 11 Addressing Modes — Full Parallel Fault Model — Supervisor Protection Model Fast Procedure Call/Return Model — Full Procedure Call in 4 Clocks On-Chip Register Cache — Caches Registers on Call/Ret — Minimum of 6 Frames Provided — Up to 15 Programmable Frames On-Chip Instruction Cache — 1 Kbyte Two-Way Set Associative — 128-bit Path to Instruction Sequenc