A80188 Overview
Introduction CLOCK GENERATOR Oscillator Clock Generator READY Synchronization RESET Logic LOCAL BUS CONTROLLER Memory Peripheral Control Local Bus Arbitration Local Bus Controller and Reset PERIPHERAL ARCHITECTURE Chip-Select Ready Generation Logic DMA.