Intel EP82562ET
The 82562ET PLC may contain design defects or errors known as errata which may cause the product to deviate from published specifications.FEATURES
●●
●
●
●
●
●
● IEEE 802.3 10BASE-T/100BASE-TX compliant physical layer interface IEEE 802.3u Auto-Negotiation support Digital Adaptive Equalization control Link status interrupt capability XOR tree mode support 3-port LED support (speed, link and activity) 10BASE-T auto-polarity correction LAN Connect Interface
●
●
●
●
●
●
● Diagnostic loopback mode 1:1 transmit transformer ratio support Low power (less than 300 mW in active transmit mode) Reduced power in “unplugged mode” (less than 50 mW) Automatic detection of “unplugged mode” 3.3 V device 48-pin Shrink Small Outline Package Revision 1.4 November 2006 Free Datasheet Revision History Revision 0.55 0.6 Revision Date Sept. 1999 Nov. 1999 Initial release.
● Corrected Figure 4 “NRZ to MLT-3 Encoding Diagram on Pg. 11 to reflect correct signal transitions.
● Removed “10BASE-T Error Detection and Reporting” section since the 82562 does not do 10BASE-T error reporting.
● Updated bit 13 of Table 3 “Register 16 (10 Hexadecimal): PLC Status, Control and Address Data” to reflect correct values.