The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
CD4007UBMS
November 1994
CMOS Dual Complementary Pair Plus Inverter
Pinout
CD4007UBMS TOP VIEW
Q2 (P) DRAIN 1 Q2 (P) SOURCE 2 Q2 GATES 3 Q2 (N) SOURCE 4 Q2 (N) DRAIN 5 Q1 GATES 6 VSS, Q1, Q2, Q3 (N) SUBSTRATES Q1 (N) SOURCE
Features
• High-Voltage Type (20V Rating) • Standardized Symmetrical Output Characteristics • Medium Speed Operation - tPHL, tPLH = 30 ns (typ) at 10V • 100% Tested for Maximum Quiescent Current at 20V • Meets All Requirements of JEDEC Tentative Standards No.