Datasheet4U Logo Datasheet4U.com

CD40100BMS - CMOS 32-Stage Static Left/Right Shift Register

General Description

CD40100BMS is a 32-Stage shift register containing 32 D-type master-slave flip-flops.

Key Features

  • High Voltage Type (20V Rating).
  • Fully Static Operation.
  • Shift Left/Shift Right Capability.
  • Multiple Package Cascading.
  • Recirculate Capability.
  • LIFO of FIFO Capability.
  • 100% Tested for Quiescent Current at 20V.
  • 5V, 10V and 15V Parametric Ratings.
  • Maximum Input Current of 1µA at 18V Over Full Package Temperature Range; 100nA at 18V and +25oC.
  • Noise Margin (Over Full Package/Temperature Range) - 1V at VDD = 5.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CD40100B CMOS 32-Stage Static Left/Right Shift Register RCA
CD40101B CMOS 9-Bit Parity Generator/Checker RCA
CD40101BMS CMOS 9-Bit Parity Generator/Checker Intersil
CD40102B CMOS 8-Stage Presettable Synchronous Down Counters Texas Instruments
CD40102B CMOS 8-Stage Presettable Synchronous Down Counters RCA

Other Datasheets by Intersil (now Renesas)

Part Number Description
CD40102BMS CMOS 8-Stage Presettable Synchronous Down Counters
CD40103BMS CMOS 8-Stage Presettable Synchronous Down Counters
CD40104BMS CMOS 4-Bit Bidirectional Universal Shift Register
CD40105BMS CMOS FIFO Register
CD40106BMS CMOS Hex Schmitt Triggers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD40100BMS December 1992 CMOS 32-Stage Static Left/Right Shift Register Description CD40100BMS is a 32-Stage shift register containing 32 D-type master-slave flip-flops. The data present at the SHIFT RIGHT INPUT is transferred into the first register stage synchronously with the positive CLOCK edge, provided the LEFT/RIGHT CONTROL is at a low level, the RECIRCULATE CONTROL is at a high level, and the CLOCK INHIBIT is low. If the LEFT/RIGHT CONTROL is at a high level and the RECIRCULATE CONTROL is also high, data at the SHIFT LEFT INPUT is transferred into the 32nd register stage synchronously with the positive CLOCK transition, provided the CLOCK INHIBIT is low. The state of the LEFT/RIGHT CONTROL, RECIRCULATE CONTROL, and CLOCK INHIBIT should not be changed when the CLOCK is high.