Datasheet4U Logo Datasheet4U.com

CD4085BMS - CMOS Dual 2 Wide 2 Input AND-OR-INVERT Gate

Datasheet Summary

Description

of ‘B’ Series CMOS Devices” A1 1 B1 2 E1 = INHI + A1B1 + C1D1 3 E2 = INH2 + A2B2 + C2D2 4 A2 5 B2 6 VSS 7 14 VDD 13 D1 12 C1 11 INHIBIT 2 10 INHIBIT 1 9 D2 8 C2 Functional Diagram INHIBIT 1 10 Description CD4085BMS contains a pair of AND-OR-INVERT gates, each consisting of two 2 input AND gates

Features

  • High Voltage Type (20V Rating).
  • Medium Speed Operation - tPHL = 90ns - tPLH = 125ns (Typ. ) at 10V.
  • Individual Inhibit Controls.
  • 5V, 10V and 15V Parametric Ratings.
  • Standardized Symmetrical Output Characteristics.
  • 100% Tested for Quiescent Current at 20V.
  • Maximum Input Current of 1µA at 18V Over Full Package Temperature Range; 100nA at 18V and +25oC.
  • Noise Margin (Over Full Package/Temperature Range) - 1V at VDD = 5V - 2V at.

📥 Download Datasheet

Datasheet preview – CD4085BMS

Datasheet Details

Part number CD4085BMS
Manufacturer Intersil Corporation
File Size 78.58 KB
Description CMOS Dual 2 Wide 2 Input AND-OR-INVERT Gate
Datasheet download datasheet CD4085BMS Datasheet
Additional preview pages of the CD4085BMS datasheet.

📁 Similar Datasheet

  • CD4085B - CMOS DUAL 2-WIDE 2-INPUT AND-OR-INVERT GATE (RCA)
  • CD4085B - CMOS DUAL 2-WIDE 2-INPUT AND-OR-INVERT GATE (Texas Instruments)
  • CD4081B - CMOS Quad 2-Input AND Gates (HTC)
  • CD4081B - CMOS AND GATES (Texas Instruments)
  • CD4081B - QUAD 2-INPUT AND GATE (UTC)
  • CD4081B - CMOS AND Gate (RCA Solid State)
  • CD4081B - CMOS Quad 2-Input AND Gates (HTC)
  • CD4081BC - Quad 2-Input OR/AND Gate (National Semiconductor)
  • CD4081BC - Quad 2-Input AND Gate (Fairchild Semiconductor)
  • CD4081BD - CMOS Quad 2-Input AND Gates (HTC)
Other Datasheets by Intersil Corporation

Full PDF Text Transcription

Click to expand full text
CD4085BMS December 1992 CMOS Dual 2 Wide 2 Input AND-OR-INVERT Gate Pinout CD4085BMS TOP VIEW Features • High Voltage Type (20V Rating) • Medium Speed Operation - tPHL = 90ns - tPLH = 125ns (Typ.) at 10V • Individual Inhibit Controls • 5V, 10V and 15V Parametric Ratings • Standardized Symmetrical Output Characteristics • 100% Tested for Quiescent Current at 20V • Maximum Input Current of 1µA at 18V Over Full Package Temperature Range; 100nA at 18V and +25oC • Noise Margin (Over Full Package/Temperature Range) - 1V at VDD = 5V - 2V at VDD = 10V - 2.5V at VDD = 15V • Meets All Requirements of JEDEC Tentative Standard No.
Published: |