Datasheet4U Logo Datasheet4U.com

CD4095BMS Datasheet

CMOS Gated J-k Master-slave Flip-flops

Manufacturer: Intersil (now Renesas)

CD4095BMS Overview

The gated J-K inputs control transfer of information into the master section during clocked operation. Information on the J-K inputs is transferred to the Q and Q outputs on the positive edge of the clock pulse. SET and RESET inputs (active high) are provided for asynchronous operation.

CD4095BMS Key Features

  • Set-Reset Capability
  • High Voltage Types (20V Rating)
  • CD4095BMS Non-Inverting J and K Inputs
  • CD4096BMS Inverting and Non-Inverting J and K Inputs
  • 16MHz Toggle Rate (Typ.) at VDD
  • VSS = 10V
  • Gated Inputs
  • 100% Tested for Quiescent Current at 20V
  • 5V, 10V and 15V Parametric Ratings
  • Standardized Symmetrical Output Characteristics

CD4095B from other manufacturers

See all manufacturers

Brand Logo Part Number Description Other Manufacturers
RCA Logo CD4095B CMOS Gated J-K Master-Slave Flip-Flops RCA

More Datasheets from Intersil (now Renesas)

See all Intersil (now Renesas) datasheets

Part Number Description
CD4093BMS CMOS Quad 2-Input NAND Schmitt Triggers
CD4094BMS CMOS 8-Stage Shift-and-Store Bus Register
CD4096BMS CMOS Gated J-K Master-Slave Flip-Flops
CD4097BMS CMOS Analog Multiplexers/Demultiplexers
CD4098BMS CMOS Dual Monostable Multivibrator
CD4099BMS CMOS 8-Bit Addressable Latch
CD4000BMS CMOS NOR Gate
CD4001BMS CMOS NOR Gate
CD4002BMS CMOS NOR Gate
CD4006BMS CMOS 18-Stage Static Register

CD4095BMS Distributor