Datasheet4U Logo Datasheet4U.com

CD4096BMS - CMOS Gated J-K Master-Slave Flip-Flops

Product Overview

📥 Download Datasheet

Datasheet preview – CD4096BMS

Datasheet Details

Part number CD4096BMS
Manufacturer Intersil Corporation
File Size 101.13 KB
Description CMOS Gated J-K Master-Slave Flip-Flops
Datasheet download datasheet CD4096BMS Datasheet
Additional preview pages of the CD4096BMS datasheet.

Product details

Description

of ‘B’ Series CMOS Devices” CD4095BMS TOP VIEW 14 VDD 13 SET 12 CLOCK 11 K1 10 K2 9 K3 8 Q CD4096BMS TOP VIEW NC 1 RESET 2 J1 3 J2 4 J3 5 Q 6 VSS 7 14 VDD 13 SET 12 CLOCK 11 K1 10 K2 9 K3 8 Q NC = NO CONNECTION Applications Registers Counters Control Circuits SET 3 J1 4 J2 5 J3 12 CLOCK 11 K1 10 K2 9 K3 RESET 13 J CL K 2 Q 6 Q S Q 8 Q Functional Diagrams CD4095BMS Description CD4095BMS and CD4096BMS are J-K Master-Slave FlipFlops featuring separate AND gating

Features

Other Datasheets by Intersil Corporation
Published: |