Datasheet4U Logo Datasheet4U.com

CD4099BC - 8-Bit Addressable Latch

General Description

The CD4099B is an 8-bit addressable latch with three address inputs (A0 A2) an active low enable input (E) active high clear input (CL) a data input (D) and eight outputs (Q0 Q7) Data is entered into a particular bit in the latch when that bit is addressed by the address inputs and

Key Features

  • Y Y Y Y Y Y Y Y Wide supply voltage range 3 0V to 15V High noise immunity 0 45 VDD (typ ) Low power TTL fan out of 2 driving 74L compatibility or 1 driving 74LS Serial to parallel capability Storage register capability Random (addressable) data entry Active high demultiplexing capability Common active high clear Connection Diagram CD4099B Dual-In-Line Package Order Number CD4099B TL F 5984.
  • 1 Top View Truth Table Mode Selection E L H L H CL L L H H Addressed Latch Follows Data Ho.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CD4099B CMOS 8-BIT ADDRESSABLE LATCH RCA
CD4099BMS CMOS 8-Bit Addressable Latch Intersil Corporation
CD4099 ZENER DIODE CHIPS Compensated Deuices Incorporated
CD4099 Zener Diode VPT
CD4099 Zener Diode MA-COM

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
CD4099BM 8-Bit Addressable Latch
CD4093BC Quad 2-Input NAND Schmitt Trigger
CD4093BM Quad 2-Input NAND Schmitt Trigger
CD4001BC NOR Buffered B Series Gate
CD4001BM NOR Buffered B Series Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD4099BM CD4099BC 8-Bit Addressable Latch February 1988 CD4099BM CD4099BC 8-Bit Addressable Latch General Description The CD4099B is an 8-bit addressable latch with three address inputs (A0–A2) an active low enable input (E) active high clear input (CL) a data input (D) and eight outputs (Q0 – Q7) Data is entered into a particular bit in the latch when that bit is addressed by the address inputs and the enable (E) is low Data entry is inhibited when enable (E) is high When clear (CL) and enable (E) are high all outputs are low When clear (CL) is high and enable (E) is low the channel demultiplexing occurs The bit that is addressed has an active output which follows the data input while all unaddressed bits are held low When operating in the addressable latch mode (E e CL e low) changing