Datasheet Details
| Part number | CD4724BMS |
|---|---|
| Manufacturer | Intersil (now Renesas) |
| File Size | 109.83 KB |
| Description | CMOS 8-Bit Addressable Latch |
| Datasheet | CD4724BMS_IntersilCorporation.pdf |
|
|
Overview: CD4724BMS December 1992 CMOS 8-Bit Addressable Latch Pinout CD4724BMS TOP.
| Part number | CD4724BMS |
|---|---|
| Manufacturer | Intersil (now Renesas) |
| File Size | 109.83 KB |
| Description | CMOS 8-Bit Addressable Latch |
| Datasheet | CD4724BMS_IntersilCorporation.pdf |
|
|
|
of ‘B’ Series CMOS Devices” A0 A1 A2 Q0 Q1 Q2 Q3 VSS 1 2 3 4 5 6 7 8 16 VDD 15 RESET 14 WRITE DISABLE 13 DATA 12 Q7 11 Q6 10 Q5 9 Q4 Functional Diagram WRITE DISABLE 14 13 4 5 6 8 LATCHES Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Applications • Multi-line Decoders • A/D Converters DATA 1 A0 A1 A2 2 3 DECODER 8 7 9 10 11 Description CD4724BMS 8-bit addressable latch is a serial-input, paralleloutput storage register that can perform a variety of functions.
Data are inputted to a particular bit in the latch when that bit is addressed (by means of inputs A0, A1, A2) and when WRITE DISABLE is at a low level.
When WRITE DISABLE is high, data entry is inhibited;
| Brand Logo | Part Number | Description | Manufacturer |
|---|---|---|---|
 |
CD4724BM | Dual 4-Bit/ 8-Bit Addressable Latch | National Semiconductor |
 |
CD4724B | CMOS 8-BIT ADDRESSABLE LATCH | RCA |
|
CD4724BC | Dual 4-Bit/ 8-Bit Addressable Latch | National Semiconductor |
| Part Number | Description |
|---|---|
| CD4000BMS | CMOS NOR Gate |
| CD4001BMS | CMOS NOR Gate |
| CD4002BMS | CMOS NOR Gate |
| CD4006BMS | CMOS 18-Stage Static Register |
| CD4007UBMS | CMOS Dual Complementary Pair Plus Inverter |
| CD4008BMS | CMOS 4-Bit Full Adder |
| CD4009UBMS | CMOS Hex Buffers/Converter |
| CD40100BMS | CMOS 32-Stage Static Left/Right Shift Register |
| CD40102BMS | CMOS 8-Stage Presettable Synchronous Down Counters |
| CD40103BMS | CMOS 8-Stage Presettable Synchronous Down Counters |