Datasheet4U Logo Datasheet4U.com

CD4724BC - Dual 4-Bit/ 8-Bit Addressable Latch

General Description

The CD4723B is a dual 4-bit addressable latch with common control inputs including two address inputs (A0 A1) an active low enable input (E) and an active high clear input (CL) Each latch has a data input (D) and four outputs (Q0 Q3) The CD4724B is an 8-bit addressable latch with three add

Key Features

  • Y Y Y Y Y Y Y Y Wide supply voltage range 3 0V to 15V High noise immunity 0 45 VDD (typ ) Low power TTL fan out of 2 driving 74L compatibility or 1 driving 74LS Serial to parallel capability Storage register capability Random (addressable) data entry Active high demultiplexing capability Common active high clear Connection Diagrams CD4723B Dual-In-Line Package CD4724B Dual-In-Line Package Order Number CD4723B or CD4724B TL F 6003.
  • 1 TL F 6003.
  • 2 Top View Top View Truth T.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CD4724B CMOS 8-BIT ADDRESSABLE LATCH RCA
CD4724BMS CMOS 8-Bit Addressable Latch Intersil Corporation
CD4728 ZENER DIODE CHIPS Compensated Deuices Incorporated
CD4728A ZENER DIODE CHIPS Compensated Deuices Incorporated
CD4728A Zener Diode VPT

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
CD4724BM Dual 4-Bit/ 8-Bit Addressable Latch
CD4723BC Dual 4-Bit/ 8-Bit Addressable Latch
CD4723BM Dual 4-Bit/ 8-Bit Addressable Latch
CD4001BC NOR Buffered B Series Gate
CD4001BM NOR Buffered B Series Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD4723BM CD4723BC Dual 4-Bit Addressable Latch CD4724BM CD4724BC 8-Bit Addressable Latch February 1988 CD4723BM CD4723BC Dual 4-Bit Addressable Latch CD4724BM CD4724BC 8-Bit Addressable Latch General Description The CD4723B is a dual 4-bit addressable latch with common control inputs including two address inputs (A0 A1) an active low enable input (E) and an active high clear input (CL) Each latch has a data input (D) and four outputs (Q0 – Q3) The CD4724B is an 8-bit addressable latch with three address inputs (A0–A2) an active low enable input (E) active high clear input (CL) a data input (D) and eight outputs (Q0 – Q7) Data is entered into a particular bit in the latch when that is addressed by the address inputs and the enable (E) is low Data entry is inhibited when enable (E) is high