Datasheet4U Logo Datasheet4U.com

CDP1882C - CMOS 6-Bit Latch and Decoder Memory Interfaces

Datasheet Summary

Description

The CDP1881C, CDP1882 and CDP1882C are CMOS 6-bit memory latch and decoder circuits intended for use in CDP1800 series microprocessor systems.

Features

  • Performs Memory Address Latch and Decoder Functions Multiplexed or Non-Multiplexed.
  • Decodes Up to 16K Bytes of Memory.
  • Interfaces Directly with CDP1800-Series Microprocessors at Maximum Clock Frequency.
  • Can Replace CDP1866 and CDP1867 (Upward Speed and Function Capability) Ordering Information TEMP. RANGE (oC) -40 to +85 -40 to +85 -40 to +85 -40 to +85 PKG. NO. E20.3 E18.3 E18.3 D18.3.

📥 Download Datasheet

Datasheet preview – CDP1882C

Datasheet Details

Part number CDP1882C
Manufacturer Intersil Corporation
File Size 48.40 KB
Description CMOS 6-Bit Latch and Decoder Memory Interfaces
Datasheet download datasheet CDP1882C Datasheet
Additional preview pages of the CDP1882C datasheet.
Other Datasheets by Intersil Corporation

Full PDF Text Transcription

Click to expand full text
CDP1881C, CDP1882, CDP1882C March 1997 CMOS 6-Bit Latch and Decoder Memory Interfaces Description The CDP1881C, CDP1882 and CDP1882C are CMOS 6-bit memory latch and decoder circuits intended for use in CDP1800 series microprocessor systems. They can interface directly with the multiplexed address bus of this system at maximum clock frequency, and up to four 4K x 8-bit memories to provide a 16K byte memory system. With four 2K x 8-bit memories an 8K byte system can be decoded. The devices are also compatible with non-multiplexed address bus microprocessors. By connecting the clock input to VDD, the latches are in the data-following mode and the decoded outputs can be used in general purpose memorysystem applications.
Published: |