Datasheet4U Logo Datasheet4U.com

CDP1883C - CMOS 7-Bit Latch and Decoder Memory Interfaces

Datasheet Summary

Description

The CDP1883 is a CMOS 7-bit memory latch and decoder circuit intended for use in CDP1800-series microprocessor systems.

It can serve as a direct interface between the multiplexed address bus of this system and up to four 8K x 8-bit memories to implement a 32K-byte memory system.

Features

  • Performs Memory Address Latch and Decoder Functions Multiplexed or Non-Multiplexed.
  • Interfaces Directly with the CDP1800-Series Microprocessors.
  • Allows Decoding for Systems Up to 32K Bytes Ordering Information 5V 10V TEMP. RANGE -40oC to +85oC.

📥 Download Datasheet

Datasheet preview – CDP1883C

Datasheet Details

Part number CDP1883C
Manufacturer Intersil Corporation
File Size 32.74 KB
Description CMOS 7-Bit Latch and Decoder Memory Interfaces
Datasheet download datasheet CDP1883C Datasheet
Additional preview pages of the CDP1883C datasheet.

📁 Similar Datasheet

  • CDP1883C - CMOS 7-Bit Latch and Decoder Memory Interfaces (GE)
  • CDP1883 - CMOS 7-Bit Latch and Decoder Memory Interfaces (GE)
  • CDP1881 - CMOS 6-Bit Latch and Decoder Memory Interfaces (GE)
  • CDP1881C - CMOS 6-Bit Latch and Decoder Memory Interfaces (GE)
  • CDP1882 - CMOS 6-Bit Latch and Decoder Memory Interfaces (GE)
  • CDP1882C - CMOS 6-Bit Latch and Decoder Memory Interfaces (GE)
  • CDP1802A - CMOS 8-Bit Microprocessor (GE)
  • CDP1802AC - CMOS 8-Bit Microprocessor (GE)
  • CDP1802BC - CMOS 8-Bit Microprocessor (GE)
  • CDP1804AC - CMOS 8-Bit Microprocessor (GE)
Other Datasheets by Intersil Corporation
  • CDP1883 - CMOS 7-Bit Latch and Decoder Memory Interfaces
  • CDP1881C - CMOS 6-Bit Latch and Decoder Memory Interfaces
  • CDP1882 - CMOS 6-Bit Latch and Decoder Memory Interfaces
  • CDP1882C - CMOS 6-Bit Latch and Decoder Memory Interfaces
  • CDP1802A - CMOS 8-Bit Microprocessors
  • CDP1802AC - High-Reliability CMOS 8-Bit Microprocessor
  • CDP1802AC3 - High-Reliability CMOS 8-Bit Microprocessor
  • CDP1802ACD3 - High-Reliability CMOS 8-Bit Microprocessor

Full PDF Text Transcription

Click to expand full text
CDP1883, CDP1883C March 1997 CMOS 7-Bit Latch and Decoder Memory Interfaces Description The CDP1883 is a CMOS 7-bit memory latch and decoder circuit intended for use in CDP1800-series microprocessor systems. It can serve as a direct interface between the multiplexed address bus of this system and up to four 8K x 8-bit memories to implement a 32K-byte memory system. With four 4K x 8-bit memories, a 16K-byte system can be decoded. The device is also compatible with non-multiplexed address bus microprocessors. By connecting the clock input to VDD, the latches are in the data-following mode and the decoded outputs can be used in general-purpose memory-system applications. The CDP1833 is compatible with CDP1800-series microprocessors operating at maximum clock frequency.
Published: |