Datasheet4U Logo Datasheet4U.com

HCS273MS - Radiation Hardened Octal D Flip-Flop

General Description

The Intersil HCS273MS is a Radiation Hardened octal D flip-flop, positive edge triggered, with reset.

The HCS273MS utilizes advanced CMOS/SOS technology to achieve high-speed operation.

This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.

Key Features

  • 3 Micron Radiation Hardened CMOS SOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/BitDay (Typ).
  • Dose Rate Survivability: >1 x 1012 RAD (Si)/s.
  • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse.
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55oC to +125oC.
  • Significant Power Reduction Compared to LSTTL ICs.
  • DC Operati.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HCS200 KEELOQ CODE HOPPING ENCODER Microchip Technology
HCS201 KEELOQ Code Hopping Encoder Microchip Technology
HCS20NT60V N-Channel MOSFET SemiHow
HCS2512 METAL STRIP CURRENT SENSING RESISTORS HITANO
HCS08 Microcontrollers Freescale Semiconductor

Other Datasheets by Intersil (Renesas)

Part Number Description
HCS27MS Radiation Hardened Triple 3-Input NOR Gate
HCS20MS Radiation Hardened Dual 4-Input NAND Gate
HCS21MS Radiation Hardened Dual 4-Input AND Gate
HCS240MS Radiation Hardened Octal Buffer/Line Driver
HCS241MS Radiation Hardened Inverting Octal Three-State Buffer/Line Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HCS273MS September 1995 Radiation Hardened Octal D Flip-Flop Pinouts 20 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T20, LEAD FINISH C TOP VIEW MR Q0 D0 D1 Q1 Q2 D2 D3 1 2 3 4 5 6 7 8 9 20 VCC 19 Q7 18 D7 17 D6 16 Q6 15 Q5 14 D5 13 D4 12 Q4 11 CP Features • 3 Micron Radiation Hardened CMOS SOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/BitDay (Typ) • Dose Rate Survivability: >1 x 1012 RAD (Si)/s • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse • Latch-Up Free Under Any Conditions • Military Temperature Range: -55oC to +125oC • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.5V • Input Logic Levels - VIL = 0.3 VCC Max - VIH = 0.