Datasheet4U Logo Datasheet4U.com

HCS283MS - Radiation Hardened 4-Bit Full Adder with Fast Carry

General Description

The Intersil HCS283MS is a Radiation Hardened 4-bit binary full adder with fast carry that adds two 4-bit binary numbers and generates a carry-out bit if the sum exceeds 15.

The device can be used in positive or negative logic.

Key Features

  • 3 Micron Radiation Hardened SOS CMOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/BitDay (Typ).
  • Dose Rate Survivability: >1 x 1012 RAD (Si)/s.
  • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse.
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55oC to +125oC.
  • Significant Power Reduction Compared to LSTTL ICs.
  • DC Operati.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HCS200 KEELOQ CODE HOPPING ENCODER Microchip Technology
HCS201 KEELOQ Code Hopping Encoder Microchip Technology
HCS20NT60V N-Channel MOSFET SemiHow
HCS2512 METAL STRIP CURRENT SENSING RESISTORS HITANO
HCS08 Microcontrollers Freescale Semiconductor

Other Datasheets by Intersil (now Renesas)

Part Number Description
HCS20MS Radiation Hardened Dual 4-Input NAND Gate
HCS21MS Radiation Hardened Dual 4-Input AND Gate
HCS240MS Radiation Hardened Octal Buffer/Line Driver
HCS241MS Radiation Hardened Inverting Octal Three-State Buffer/Line Driver
HCS244MS Radiation Hardened Octal Buffer/Line Driver/ Three-State

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HCS283MS October 1995 Radiation Hardened 4-Bit Full Adder with Fast Carry Pinouts 16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16, LEAD FINISH C TOP VIEW SE 1 B1 A1 S0 A0 B0 CIN GND 1 2 3 4 5 6 7 8 16 VCC 15 B2 14 A2 13 S2 12 A3 11 B3 10 S3 9 C0 Features • 3 Micron Radiation Hardened SOS CMOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/BitDay (Typ) • Dose Rate Survivability: >1 x 1012 RAD (Si)/s • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse • Latch-Up Free Under Any Conditions • Military Temperature Range: -55oC to +125oC • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.