Datasheet4U Logo Datasheet4U.com

HCS373MS - Radiation Hardened Octal Transparent Latch/ Three-State

General Description

The Intersil HCS373MS is a Radiation Hardened octal transparent three-state latch with an active-low output enable.

The HCS373MS utilizes advanced CMOS/SOS technology.

The outputs are transparent to the inputs when the Latch Enable (LE) is HIGH.

Key Features

  • 3 Micron Radiation Hardened CMOS SOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/BitDay (Typ).
  • Dose Rate Survivability: >1 x 1012 RAD (Si)/s.
  • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse.
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55oC to +125oC.
  • Significant Power Reduction Compared to LSTTL ICs.
  • DC Operati.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HCS300 KEE LOQ Code Hopping Encoder Microchip Technology
HCS301 KEELOQ CODE HOPPING ENCODER Microchip Technology
HCS320 KEELOQ Code Hopping Encoder Microchip
HCS360 KEELOQ CODE HOPPING ENCODER Microchip Technology
HCS361 KEELOQ CODE HOPPING ENCODER Microchip Technology

Other Datasheets by Intersil (now Renesas)

Part Number Description
HCS373T Radiation Hardened Octal Transparent Latch/ Three-State
HCS374MS Radiation Hardened Octal D-Type Flip-Flop/ Three-State/ Positive Edge Triggered
HCS32MS Radiation Hardened Quad 2-Input OR Gate
HCS00MS Radiation Hardened Quad 2-Input NAND Gate
HCS02MS Radiation Hardened Quad 2-Input NOR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HCS373MS September 1995 Radiation Hardened Octal Transparent Latch, Three-State Pinouts 20 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T20 TOP VIEW OE Q0 D0 D1 Q1 Q2 D2 D3 1 2 3 4 5 6 7 8 9 20 VCC 19 Q7 18 D7 17 D6 16 Q6 15 Q5 14 D5 13 D4 12 Q4 11 LE Features • 3 Micron Radiation Hardened CMOS SOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/BitDay (Typ) • Dose Rate Survivability: >1 x 1012 RAD (Si)/s • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse • Latch-Up Free Under Any Conditions • Military Temperature Range: -55oC to +125oC • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.5V • Input Logic Levels - VIL = 0.3 VCC Max - VIH = 0.