Datasheet4U Logo Datasheet4U.com

HCS573MS - Radiation Hardened Octal Transparent Latch

General Description

The Intersil HCS573MS is a Radiation Hardened octal transparent three-state latch with an active low output enable.

The HCS573MS utilizes advanced CMOS/SOS technology.

The outputs are transparent to the inputs when the Latch Enable (LE) is HIGH.

Key Features

  • 3 Micron Radiation Hardened SOS CMOS Total Dose 200K RAD (Si) SEP Effective LET No Upsets: >100 MEV-cm2/mg Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/BitDay (Typ) Dose Rate Survivability: >1 x 1012 RAD (Si)/s Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse Latch-Up Free Under Any Conditions Fanout (Over Temperature Range) - Bus Driver Outputs - 15 LSTTL Loads Military Temp.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HCS500 KEELOQ CODE HOPPING ENCODER Microchip Technology
HCS50R150V 500V N-Channel Super Junction MOSFET SemiHow
HCS512 KEELOQ CODE HOPPING DECODER Microchip Technology
HCS515 KEELOQ CODE HOPPING DECODER Microchip Technology
HCS55R140E N-Channel MOSFET SemiHow

Other Datasheets by Intersil (now Renesas)

Part Number Description
HCS00MS Radiation Hardened Quad 2-Input NAND Gate
HCS02MS Radiation Hardened Quad 2-Input NOR Gate
HCS04MS Radiation Hardened Hex Inverter
HCS05MS Radiation Hardened Hex Inverter with Open Drain
HCS08MS Radiation Hardened Quad 2-Input AND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HCS573MS September 1995 Radiation Hardened Octal Transparent Latch, Three-State Pinouts 20 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T20, LEAD FINISH C TOP VIEW OE D0 D1 D2 D3 D4 D5 D6 D7 1 2 3 4 5 6 7 8 9 20 VCC 19 Q0 18 Q1 17 Q2 16 Q3 15 Q4 14 Q5 13 Q6 12 Q7 11 LE Features • • • • • • • • • • • • 3 Micron Radiation Hardened SOS CMOS Total Dose 200K RAD (Si) SEP Effective LET No Upsets: >100 MEV-cm2/mg Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/BitDay (Typ) Dose Rate Survivability: >1 x 1012 RAD (Si)/s Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse Latch-Up Free Under Any Conditions Fanout (Over Temperature Range) - Bus Driver Outputs - 15 LSTTL Loads Military Temperature Range: -55oC to +125oC Significant Power Reduction Compared to LSTTL ICs DC Opera