Datasheet4U Logo Datasheet4U.com

HCS86MS - Radiation Hardened Quad 2-Input Exclusive OR Gate

General Description

The Intersil HCS86MS is a Radiation Hardened Quad 2-Input Exclusive OR Gate.

A high on any one input exclusively will change the output to a High state.

The HCS86MS utilizes advanced CMOS/SOS technology to achieve high-speed operation.

Key Features

  • 3 Micron Radiation Hardened SOS CMOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ).
  • Dose Rate Survivability: >1 x 1012 RAD (Si)/s.
  • Dose Rate Upset >10 10 RAD (Si)/s 20ns Pulse.
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55oC to +125oC.
  • Significant Power Reduction Compared to LSTTL ICs.
  • DC Ope.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HCS80R250T 800V N-Channel Super Junction MOSFET SemiHow
HCS80R650E 800V N-Channel Super Junction MOSFET SemiHow
HCS80R670S 800V N-Channel Super Junction MOSFET SemiHow
HCS80R850S 800V N-Channel Super Junction MOSFET SemiHow
HCS08 Microcontrollers Freescale Semiconductor

Other Datasheets by Intersil (now Renesas)

Part Number Description
HCS00MS Radiation Hardened Quad 2-Input NAND Gate
HCS02MS Radiation Hardened Quad 2-Input NOR Gate
HCS04MS Radiation Hardened Hex Inverter
HCS05MS Radiation Hardened Hex Inverter with Open Drain
HCS08MS Radiation Hardened Quad 2-Input AND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HCS86MS September 1995 Radiation Hardened Quad 2-Input Exclusive OR Gate Pinouts 14 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-183S CDIP2-T14, LEAD FINISH C TOP VIEW A1 1 B1 2 Y1 3 A2 4 B2 5 Y2 6 GND 7 14 VCC 13 B4 12 A4 11 Y4 10 B3 9 A3 8 Y3 Features • 3 Micron Radiation Hardened SOS CMOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ) • Dose Rate Survivability: >1 x 1012 RAD (Si)/s • Dose Rate Upset >10 10 RAD (Si)/s 20ns Pulse • Latch-Up Free Under Any Conditions • Military Temperature Range: -55oC to +125oC • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.