Datasheet4U.com

HCTS02MS - Radiation Hardened Quad 2-Input NOR Gate

Product Overview

Intersil Corporation

📥 Download Datasheet

HCTS02MS Radiation Hardened Quad 2-Input NOR Gate by Intersil Corporation - Datasheet Preview — Datasheet preview – HCTS02MS

Datasheet Details

Part number	HCTS02MS
Manufacturer	Intersil Corporation
File Size	426.50 KB
Description	Radiation Hardened Quad 2-Input NOR Gate
Datasheet	HCTS02MS Datasheet
Additional preview pages of the HCTS02MS datasheet.

Product details

Description

The Intersil HCTS02MS is a Radiation Hardened Quad 2-Input NOR Gate.

A low on both inputs forces the output to a High state.

The HCTS02MS utilizes advanced CMOS/SOS technology to achieve high-speed operation.

Features

3 Micron Radiation Hardened SOS CMOS.
Total Dose 200K RAD(Si).
SEP Effective LET No Upsets: >100 MEV-cm2/mg.
Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ).
Dose Rate Survivability: >1 x 1012 Rads (Si)/s.
Dose Rate Upset >1010 RAD(Si)/s 20ns Pulse.
Latch-Up Free Under Any Conditions.
Military Temperature Range: -55oC to +125oC.
Signiﬁcant Power Reduction Compared to LSTTL ICs.
DC Operati.

📁 Similar Datasheet

HCTS164MS - 8-Bit Serial-In/Parallel-Out Shift Register (Intersil)
HCTS191MS - Synchronous 4-Bit Up/Down Counter (Intersil)
HCTS20MS - Radiation Hardened Dual 4-Input NAND Gate (Intersil)
HCTSM80101AAL - High Clearance and Creepage Distance Transformers (BOURNS)
HCTSM80102AAL - High Clearance and Creepage Distance Transformers (BOURNS)
HCTSM80201AAL - High Clearance and Creepage Distance Transformers (BOURNS)
HCTSM80304BAL - High Clearance and Creepage Distance Transformers (BOURNS)
HCTSM80305BAL - High Clearance and Creepage Distance Transformers (BOURNS)

Other Datasheets by Intersil Corporation

HCTS00MS - Radiation Hardened Quad 2-Input NAND Gate
HCTS04MS - Radiation Hardened Hex Inverter
HCTS08MS - Radiation Hardened Quad 2-Input AND Gate
HCTS109MS - Radiation Hardened Dual JK Flip Flop
HCTS109T - Radiation Hardened Dual JK Flip Flop
HCTS10MS - Radiation Hardened Triple 3-Input NAND Gate

Published: Mar 23, 2005 |