Datasheet4U Logo Datasheet4U.com

HCTS365MS - Radiation Hardened Hex Buffer/Line Driver Non-Inverting

General Description

The Intersil HCTS365MS is

Key Features

  • Pinouts.
  • 3 Micron Radiation Hardened CMOS SOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ).
  • Dose Rate Survivability: >1 x 1012 RAD (Si)/s.
  • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse.
  • Latch-Up Free Under Any Conditions.
  • Fanout (Over Temperature Range) - Bus Driver Outputs: 15 LSTTL Loads.
  • Military Temperature Range: -55o.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HCTS164MS 8-Bit Serial-In/Parallel-Out Shift Register Intersil
HCTS191MS Synchronous 4-Bit Up/Down Counter Intersil
HCTS20MS Radiation Hardened Dual 4-Input NAND Gate Intersil
HCTSM80101AAL High Clearance and Creepage Distance Transformers BOURNS
HCTSM80102AAL High Clearance and Creepage Distance Transformers BOURNS

Other Datasheets by Intersil (now Renesas)

Part Number Description
HCTS30MS Radiation Hardened 8-Input NAND Gate
HCTS32MS Radiation Hardened Quad 2-Input OR Gate
HCTS373MS Radiation Hardened Octal Transparent Latch
HCTS373T Radiation Hardened Octal Transparent Latch/ Three-State
HCTS374MS Radiation Hardened Octal D-Type Flip-Flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HCTS365MS September 1995 Radiation Hardened Hex Buffer/Line Driver Non-Inverting Features Pinouts • 3 Micron Radiation Hardened CMOS SOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ) • Dose Rate Survivability: >1 x 1012 RAD (Si)/s • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse • Latch-Up Free Under Any Conditions • Fanout (Over Temperature Range) - Bus Driver Outputs: 15 LSTTL Loads • Military Temperature Range: -55oC to +125oC 16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16, LEAD FINISH C TOP VIEW OE1 1 A1 2 Y1 3 A2 4 Y2 5 A3 6 Y3 7 GND 8 16 VCC 15 OE2 14 A6 13 Y6 12 A5 11 Y5 10 A4 9 Y4 • Significant Power Reduction Compared to LSTTL ICs • DC Operating Vol