Datasheet4U Logo Datasheet4U.com

HIP7030A2 - J1850 8-Bit 68HC05 Microcontroller

General Description

The HIP7030A2 HCMOS Microcomputer is a member of the CDP68HC05 family of low-cost single-chip microcomputers.

Key Features

  • Fully Supports VPW Specifications of SAE J1850 Standard for Class B Data Communications Network Interface.
  • On-Chip Memory.
  • 176 Bytes of RAM.
  • 2110 Bytes of User ROM.
  • 13 Bidirectional I/O Lines.
  • 16-Bit Timer with Capture and Compare Registers.
  • Serial Peripheral Interface (SPI) System.
  • Watchdog Timer and Slow Clock Detect.
  • 10MHz Operating Frequency (5.0MHz Internal Bus Frequency) at 5V.
  • Built-In-Test Bootstrap.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HIP7030A2 ADVANCE INFORMATION August 1996 J1850 8-Bit 68HC05 Microcontroller Description The HIP7030A2 HCMOS Microcomputer is a member of the CDP68HC05 family of low-cost single-chip microcomputers. The integrated hardware functions provide the system designer with a complete set of building blocks for implementing a “Class B” multiplexed communications network interface, which fully conforms to the VPW Multiplexed Wiring protocol specified in SAE Recommended Practice J1850.