Datasheet4U Logo Datasheet4U.com

MWS5101 - 256-Word x 4-Bit LSI Static RAM

Description

The MWS5101 and MWS5101A are 256 word by 4-bit static random access memories designed for use in memory systems where high speed, very low operating current, and simplicity in use are desirable.

They have separate data inputs and outputs and utilize a single power supply of 4V to 6.5V.

Features

  • Industry Standard Pinout.
  • Very Low Operating Current.
  • . . . 8mA at VDD = 5V and Cycle Time = 1µs.
  • Two Chip Select Inputs Simple Memory Expansion.
  • Memory Retention for Standby.
  • . . . 2V (Min) Battery Voltage.
  • Output Disable for Common I/O Systems.
  • Three-State Data Output for Bus Oriented Systems.
  • Separate Data Inputs and Outputs.
  • TTL Compatible (MWS5101A) Pinout MWS5101, MWS5101A (P.

📥 Download Datasheet

Datasheet preview – MWS5101

Datasheet Details

Part number MWS5101
Manufacturer Intersil Corporation
File Size 47.66 KB
Description 256-Word x 4-Bit LSI Static RAM
Datasheet download datasheet MWS5101 Datasheet
Additional preview pages of the MWS5101 datasheet.
Other Datasheets by Intersil Corporation

Full PDF Text Transcription

Click to expand full text
MWS5101, MWS5101A March 1997 256-Word x 4-Bit LSI Static RAM Description The MWS5101 and MWS5101A are 256 word by 4-bit static random access memories designed for use in memory systems where high speed, very low operating current, and simplicity in use are desirable. They have separate data inputs and outputs and utilize a single power supply of 4V to 6.5V. The MWS5101 and MWS5101A differ in input voltage characteristics (MWS5101A is TTL compatible). Two Chip Select inputs are provided to simplify system expansion. An Output Disable control provides Wire-OR capability and is also useful in common Input/Output systems by forcing the output into a high impedance state during a write operation independent of the Chip Select input condition.
Published: |