Datasheet4U Logo Datasheet4U.com

KK4027B - Dual JK Flip-Flop

Features

  • independent Set, Reset, and Clock inputs. Data is accepted when the Clock is LOW and transferred to the output on the positive-going edge of the Clock. The active HIGH asynchronous Reset and Set are independent and override the J, K, or Clock inputs. The outputs are buffered for best system performance.
  • Operating Voltage Range: 3.0 to 18 V.
  • Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C.
  • Noise margin (over full packa.

📥 Download Datasheet

Datasheet preview – KK4027B

Datasheet Details

Part number KK4027B
Manufacturer KODENSHI KOREA
File Size 433.24 KB
Description Dual JK Flip-Flop
Datasheet download datasheet KK4027B Datasheet
Additional preview pages of the KK4027B datasheet.

📁 Similar Datasheet

  • KK40F120 - THYRISTOR MODULE (SanRex Corporation)
  • KK40F160 - THYRISTOR MODULE (SanRex Corporation)
  • KK40F40 - THYRISTOR MODULE (SanRex Corporation)
  • KK40F80 - THYRISTOR MODULE (SanRex Corporation)
  • KK414 - HIGH POWER THYRISTOR (PST)
Other Datasheets by KODENSHI KOREA
  • KK4020B - 14 Stage Ripple-Carry Binary Counter/Divider High-Voltage Silicon-Gate CMOS
  • KK4021B - 8-Bit Shift Register High-Voltage Silicon-Gate CMOS
  • KK4023B - Triple 3-Input NAND Gate High-Voltage Silicon-Gate CMOS
  • KK4024B - 7 Stage Ripple-Carry Binary Counter/Divider High-Voltage Silicon-Gate CMOS
  • KK4025B - Triple 3-Input NOR Gate High-Voltage Silicon-Gate CMOS
  • KK4028B - BCD-to-Decimal Decoder High-Voltage Silicon-Gate CMOS
  • KK4029B - Presettable Up/Down Counter High-Voltage Silicon-Gate CMOS
  • KK4001B - Quad 2-Input NOR Gate High-Voltage Silicon-Gate CMOS

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com TECHNICAL DATA KK4027B Dual JK Flip-Flop The KK4027B is a Dual JK Flip-Flop which is edge-triggered and features independent Set, Reset, and Clock inputs. Data is accepted when the Clock is LOW and transferred to the output on the positive-going edge of the Clock. The active HIGH asynchronous Reset and Set are independent and override the J, K, or Clock inputs. The outputs are buffered for best system performance. • Operating Voltage Range: 3.0 to 18 V • Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C • Noise margin (over full package temperature range): 1.0 V min @ 5.0 V supply 2.0 V min @ 10.0 V supply 2.5 V min @ 15.
Published: |