Datasheet4U Logo Datasheet4U.com

ML610Q482 - 8-bit Microcontroller

Description

This LSI is a high-performance 8-bit CMOS microcontroller into which rich peripheral circuits, such as synchronous serial port, UART, I2C bus interface (master), buzzer driver, battery level detect circuit, and RC oscillation type A/D converter, are incorporated around 8-bit CPU nX-U8/100.

Features

  • CPU.
  • 8-bit RISC CPU (CPU name: nX-U8/100).
  • Instruction system: 16-bit instructions.
  • Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic shift, and so on.
  • On-Chip debug function (ML610Q482).
  • Minimum instruction execution time 30.5 µs (@32.768 kHz system clock) 0.244µs (@4.096 MHz sys.

📥 Download Datasheet

Datasheet Details

Part number ML610Q482
Manufacturer LAPIS Semiconductor
File Size 458.72 KB
Description 8-bit Microcontroller
Datasheet download datasheet ML610Q482 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ML610Q418 8-bit Microcontroller LAPIS
ML610Q418C 8-bit Microcontroller LAPIS
ML610Q426 8-bit Microcontroller LAPIS
ML610Q327 8-bit Microcontroller LAPIS
ML610Q328 8-bit Microcontroller LAPIS

Other Datasheets by LAPIS Semiconductor

Part Number Description
ML610Q485 8-bit Microcontroller
ML610Q407 8-bit Microcontroller
ML610Q408 8-bit Microcontroller
ML610Q409 8-bit Microcontroller
ML610Q411 8-bit Microcontroller

Full PDF Text Transcription

Click to expand full text
ML610Q482/ML610482 8-bit Microcontroller FEDL610Q482-02 Issue Date: May.9, 2014 GENERAL DESCRIPTION This LSI is a high-performance 8-bit CMOS microcontroller into which rich peripheral circuits, such as synchronous serial port, UART, I2C bus interface (master), buzzer driver, battery level detect circuit, and RC oscillation type A/D converter, are incorporated around 8-bit CPU nX-U8/100. The CPU nX-U8/100 is capable of efficient instruction execution in 1-intruction 1-clock mode by 3-stage pipe line architecture parallel procesing. The Flash ROM that is installed as program memory achieves low-voltage low-power consumption operation (read operation) equivalent to mask ROM and is most suitable for battery-driven applications.
Published: |