LF2246 Overview
The LF2246 consists of an array of four 11 x 10-bit registered multipliers followed by a summer and a 25-bit accumulator. All multiplier inputs are user accessible and can be updated every clock cycle with either fractional or integer two’s plement data. The pipelined architecture has fully registered input and output ports and an asynchronous three-state output enable control to simplify the design of plex systems.