Datasheet4U Logo Datasheet4U.com

MR4010 - Superscalar Microprocessor

General Description

4.1 SCbus Interface 4.2 External Buffering for SCbus Signals 4.3 CW4010 Shell Interface 4.4 Mbus Interface 4.5 Lbus Interface 4.6 Phase-Locked Loop (PLL) Clock Signals 4.6 Test Signals 4.7 CW4010 Core Monitor Signals PLL Circuit System Configuration 6.1 CW4010 CCC Register 6.2 Lbus Controller Regist

Key Features

  • MR4010 Functional Blocks 2.1 CW4010 Shell 2.2 Synchronous DRAM Controller (DRAMC) 2.3 SCbus to Local I/O Bus (Lbus) Controller (SCLC) 2.4 PLL Clock Circuit MR4010 Programming Model Signal.

📥 Download Datasheet

Datasheet Details

Part number MR4010
Manufacturer LSI Logic
File Size 451.78 KB
Description Superscalar Microprocessor
Datasheet download datasheet MR4010 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MR4010 Partial Resonance Power Supply IC Module Shindengen
MR4020 Partial Resonance Power Supply IC Module Shindengen
MR4027 Automotive Transient Voltage Suppressor ON Semiconductor
MR4030 Partial Resonance Power-Supply-IC Shindengen
MR4040 Partial Resonance Power Supply IC Module Shindengen

Other Datasheets by LSI Logic

Part Number Description

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MiniRISC™ MR4010 Superscalar Microprocessor Reference Device www.DataSheet4U.com Contents 1 2 3 4 5 6 7 8 9 MR4010 Features MR4010 Functional Blocks 2.1 CW4010 Shell 2.2 Synchronous DRAM Controller (DRAMC) 2.3 SCbus to Local I/O Bus (Lbus) Controller (SCLC) 2.4 PLL Clock Circuit MR4010 Programming Model Signal Descriptions 4.1 SCbus Interface 4.2 External Buffering for SCbus Signals 4.3 CW4010 Shell Interface 4.4 Mbus Interface 4.5 Lbus Interface 4.6 Phase-Locked Loop (PLL) Clock Signals 4.6 Test Signals 4.7 CW4010 Core Monitor Signals PLL Circuit System Configuration 6.1 CW4010 CCC Register 6.2 Lbus Controller Registers MR4010 Memory Map CW4010 Instruction Set Summary DRAM Controller and Memory Bus 9.1 DRAM Types and Available DRAM Address Area 9.2 Memory Interface 9.