Datasheet Details
| Part number | ISPLSI2064A |
|---|---|
| Manufacturer | Lattice Semiconductor |
| File Size | 212.15 KB |
| Description | In-System Programmable High Density PLD |
| Datasheet |
 ISPLSI2064A Datasheet
|
|
|
This page provides the datasheet information for the ISPLSI2064A, a member of the ISPLSI2064 In-System Programmable High Density PLD family.
| Part number | ISPLSI2064A |
|---|---|
| Manufacturer | Lattice Semiconductor |
| File Size | 212.15 KB |
| Description | In-System Programmable High Density PLD |
| Datasheet |
ISPLSI2064A Datasheet
|
|
|
|
The ispLSI 2064 and 2064A are High Density Programmable Logic Devices.
The devices contain 64 Registers, 64 Universal I/O pins, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP).