Datasheet4U Logo Datasheet4U.com

ISPLSI5256VE - In-System Programmable 3.3V SuperWIDE High Density PLD

Description

The ispLSI 5000VE Family of In-System Programmable High Density Logic Devices is based on Generic Logic Blocks (GLBs) of 32 registered macrocells and a single Global Routing Pool (GRP) structure interconnecting the GLBs.

Outputs from the GLBs drive the Global Routing Pool (GRP) between the GLBs.

Features

  • Second Generation SuperWIDE HIGH.

📥 Download Datasheet

Datasheet preview – ISPLSI5256VE

Datasheet Details

Part number ISPLSI5256VE
Manufacturer Lattice Semiconductor
File Size 272.13 KB
Description In-System Programmable 3.3V SuperWIDE High Density PLD
Datasheet download datasheet ISPLSI5256VE Datasheet
Additional preview pages of the ISPLSI5256VE datasheet.
Other Datasheets by Lattice Semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com ispLSI 5256VE ® In-System Programmable 3.3V SuperWIDE™ High Density PLD Features • Second Generation SuperWIDE HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC DEVICE — 3.3V Power Supply — User Selectable 3.3V/2.5V I/O — 12000 PLD Gates / 256 Macrocells — Up to 144 I/O Pins — 256 Registers — High-Speed Global Interconnect — SuperWIDE Generic Logic Block (32 Macrocells) for Optimum Performance — SuperWIDE Input Gating (68 Inputs) for Fast Counters, State Machines, Address Decoders, etc. — PCB Efficient Ball Grid Array (BGA) Package Options — Interfaces with Standard 5V TTL Devices • HIGH PERFORMANCE E2CMOS® TECHNOLOGY — fmax = 165 MHz Maximum Operating Frequency — tpd = 6.0 ns Propagation Delay — TTL/3.3V/2.
Published: |