Click to expand full text
1
FINAL
MACH 4 FAMILY
COM’L: -15
IND: -18
Lattice Semiconductor
MACH4-96/96-15
High-Performance EE CMOS Programmable Logic
DISTINCTIVE CHARACTERISTICS
x 144 Pins in PQFP x 96 Macrocells x 15 ns tPD Commercial, 18 ns tPD Industrial x 47.6 MHz fCNT x 102 Inputs with pull-up resistors x 96 I/Os; 4 dedicated inputs/clocks; 2 dedicated inputs x 96 Flip-flops x Up to 20 product terms per macrocell, with XOR x Flexible clocking MACH 4 Family
x x x x x
— Four global clock pins with selectable edges — Asynchronous mode available for each macrocell 3 MACH111SP-size blocks SpeedLocking™ for guaranteed fixed timing JTAG, 5-V, in-system programmable JTAG (IEEE 1149.