Datasheet4U Logo Datasheet4U.com

LY62W12816B - 128K x 16-BIT LOW POWER CMOS SRAM

Description

Lyontek Inc.

reserves the rights to change the specifications and products without notice.

2F, No.17, Industry E.

Features

  • Fast access time : 45/55/70ns.
  • Low power consumption: Operating current : 15/12/10mA (TYP. ) Standby current : 1.5A (TYP. ).
  • Single 2.7V ~ 5.5V power supply.
  • All outputs TTL compatible.
  • Fully static operation.
  • Tri-state output.
  • Data byte control : LB# (DQ0 ~ DQ7) UB# (DQ8 ~ DQ15).
  • Data retention voltage : 1.5V (MIN. ).
  • Green package available.
  • Package : 44-pin 400 mil TSOP II 48-ball 6mm x 8mm TFBGA LY62W12816B 128K X 16 BIT LOW POWER CMOS SRAM G.

📥 Download Datasheet

Datasheet preview – LY62W12816B

Datasheet Details

Part number LY62W12816B
Manufacturer Lyontek
File Size 502.87 KB
Description 128K x 16-BIT LOW POWER CMOS SRAM
Datasheet download datasheet LY62W12816B Datasheet
Additional preview pages of the LY62W12816B datasheet.

📁 Similar Datasheet

Other Datasheets by Lyontek
  • LY62W1024 - 128K X 8 BIT LOW POWER CMOS SRAM
  • LY62W256 - 32K X 8 BIT LOW POWER CMOS SRAM
  • LY621024 - 128K X 8-Bit Low Power CMOS SRAM
  • LY621024 - 128K X 8 BIT LOW POWER CMOS SRAM
  • LY6210248 - 1024K X 8 BIT LOW POWER CMOS SRAM
  • LY62102516 - 1024K X 16 BIT LOW POWER CMOS SRAM
  • LY62102616 - 1024K X 16 BIT LOW POWER CMOS SRAM
  • LY6212816 - 128K X 16 BIT LOW POWER CMOS SRAM

Full PDF Text Transcription

Click to expand full text
 Rev.1.0 REVISION HISTORY Revision Rev. 1.0 Description Initial Issue LY62W12816B 128K X 16 BIT LOW POWER CMOS SRAM Issue Date Mar.19.2020 Lyontek Inc. reserves the rights to change the specifications and products without notice. 2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan. TEL: 886-3-6668838 FAX: 886-3-6668836 0  Rev.1.0 FEATURES  Fast access time : 45/55/70ns  Low power consumption: Operating current : 15/12/10mA (TYP.) Standby current : 1.5A (TYP.)  Single 2.7V ~ 5.5V power supply  All outputs TTL compatible  Fully static operation  Tri-state output  Data byte control : LB# (DQ0 ~ DQ7) UB# (DQ8 ~ DQ15)  Data retention voltage : 1.5V (MIN.
Published: |