Datasheet4U Logo Datasheet4U.com

MX23C8000 - 8M-BIT [1M x 8] CMOS MASK ROM

Description

The MX23C8000 is a 5V only, 8M-bit, Read Only Memory.

It is organized as 1M words by 8 bits, operates from a single +5V supply, has a static standby mode, and has an access time of 100/120/150/200ns.

Features

  • 1M x 8 organization Single +5V power supply Fast access time : 100/120/150/200ns Totally static operation Completely TTL compatible Operating current : 25mA.
  • Standby current : 15uA.
  • Package - 32 pin plastic DIP - 32 pin plastic SOP - 32 pin plastic PLCC - 32 pin plastic TSOP.

📥 Download Datasheet

Datasheet Details

Part number MX23C8000
Manufacturer Macronix
File Size 834.15 KB
Description 8M-BIT [1M x 8] CMOS MASK ROM
Datasheet download datasheet MX23C8000 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MX2300 N-Channel Enhancement Mode Power MOSFET ChipSourceTek
MX2300C N-Channel Power MOSFET ChipSourceTek
MX2301 P-Channel Power MOSFET ChipSourceTek
MX2301A P-Channel Power MOSFET ChipSourceTek
MX2302A N-Channel Power MOSFET ChipSourceTek

Other Datasheets by Macronix

Part Number Description
MX23C8100 8M-BIT MASK ROM
MX23C8111 8M-BIT MASK ROM
MX23C1010 1M-BIT MASK ROM
MX23C1024 1M-BIT [64K x 16] CMOS MASK ROM
MX23C1610 5 Volt 16-Mbit (2M x 8 / 1M x 16) Mask ROM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com MX23C8000 8M-BIT [1M x 8] CMOS MASK ROM FEATURES • • • • • • 1M x 8 organization Single +5V power supply Fast access time : 100/120/150/200ns Totally static operation Completely TTL compatible Operating current : 25mA • Standby current : 15uA • Package - 32 pin plastic DIP - 32 pin plastic SOP - 32 pin plastic PLCC - 32 pin plastic TSOP GENERAL DESCRIPTION The MX23C8000 is a 5V only, 8M-bit, Read Only Memory. It is organized as 1M words by 8 bits, operates from a single +5V supply, has a static standby mode, and has an access time of 100/120/150/200ns. It is designed to be compatible with all microprocessors and similar applications in which high performance, large bit storage and simple interfacing are important design considerations.
Published: |