Datasheet4U Logo Datasheet4U.com

DS31404 - Dual DPLL Timing IC

General Description

The DS31404 is a flexible, high-performance timing IC for diverse frequency conversion and frequency synthesis applications.

On each of its four input clocks and eight output clocks, the device can accept or generate nearly any frequency between 2kHz and 750MHz.

Key Features

  • and functions to serve as a central timing function or as a line card timing IC. With a suitable oscillator the DS31404 meets the requirements of Stratum 2, 3E, 3, 4E, and 4, G.812 Types I.
  • IV, G.813, and G.8262. Features  Four Input Clocks       Differential or CMOS/TTL Format Any Frequency from 2kHz to 750MHz Fractional Scaling for 64B/66B and FEC Scaling (e. g. , 64/66, 237/255, 238/255) or Any Other Downscaling Requirement Continuous Input Clock Quality Monitoring Automatic or M.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DS3100 Stratum 2/3E/3 Timing Card-IC Microsemi
DS3101 Stratum 3/3E Timing Card IC Dallas Semiconductor
DS310W Surface Mount Schottky Barrier Rectifier SEMIPOWER
DS310W SCHOTTKY BARRIER RECTIFIER AiT Components
DS310W SURFACE MOUNT SCHOTTKY BARRIER RECTIFIER Rectron

Other Datasheets by Maxim Integrated (now Analog Devices)

Part Number Description
DS31400 Dual DPLL Timing IC
DS31406 Single DPLL Timing IC
DS3100 Stratum 3/3E Timing Card-IC
DS3104-SE Line Card Timing IC
DS3105 Line Card Timing IC

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ABRIDGED DATA SHEET 19-5710; Rev 0; 12/10 DS31404 4-Input, 8-Output, Dual DPLL Timing IC with Sub-ps Output Jitter General Description The DS31404 is a flexible, high-performance timing IC for diverse frequency conversion and frequency synthesis applications. On each of its four input clocks and eight output clocks, the device can accept or generate nearly any frequency between 2kHz and 750MHz. The device offers two independent DPLLs to serve two independent clock-generation paths. The input clocks are divided down, fractionally scaled as needed, and continuously monitored for activity and frequency accuracy. The best input clock is selected, manually or automatically, as the reference clock for each of the two flexible, high-performance digital PLLs.