Datasheet4U Logo Datasheet4U.com

MAX3679A - Low-Jitter Crystal to LVPECL Clock Generator

Key Features

  • Crystal Oscillator Interface: 25MHz.
  • CMOS Input: 25MHz.
  • Output Frequencies for Ethernet 62.5MHz, 125MHz, 156.25MHz, 312.5MHz.
  • Low Jitter 0.14psRMS (1.875MHz to 20MHz) 0.36psRMS (12kHz to 20MHz).
  • Excellent Power-Supply Noise Rejection.
  • No External Loop Filter Capacitor Required MAX3679A The MAX3679A is a low-jitter precision clock generator with the integration of three LVPECL and one LVCMOS outputs optimized for Ethernet.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MAX3670 Low-Jitter 155MHz/622MHz Clock Generator Microsemi
MAX3670 Low-Jitter 155MHz/622MHz Clock Generator Maxim
MAX3671 Low-Jitter Frequency Synthesizer Microsemi
MAX3672 Low-Jitter 155MHz/622MHz Clock Generator Maxim
MAX3673 Low-Jitter Frequency Synthesizer Microsemi

Other Datasheets by Maxim Integrated (now Analog Devices)

Part Number Description
MAX3679 Low-Jitter Crystal to LVPECL Clock Generator
MAX3671 Low-Jitter Frequency Synthesizer
MAX3673 Low-Jitter Frequency Synthesizer
MAX3674 Network Clock Synthesizer
MAX3600 Laser Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
19-4858; Rev 0; 8/09 www.DataSheet4U.com KIT ATION EVALU E L B AVAILA +3.3V, Low-Jitter Crystal to LVPECL Clock Generator General Description Features ♦ Crystal Oscillator Interface: 25MHz ♦ CMOS Input: 25MHz ♦ Output Frequencies for Ethernet 62.5MHz, 125MHz, 156.25MHz, 312.5MHz ♦ Low Jitter 0.14psRMS (1.875MHz to 20MHz) 0.36psRMS (12kHz to 20MHz) ♦ Excellent Power-Supply Noise Rejection ♦ No External Loop Filter Capacitor Required MAX3679A The MAX3679A is a low-jitter precision clock generator with the integration of three LVPECL and one LVCMOS outputs optimized for Ethernet applications. The device integrates a crystal oscillator and a phase-locked loop (PLL) clock multiplier to generate high-frequency clock outputs for Ethernet applications.