Datasheet4U Logo Datasheet4U.com

MAX3394E - Dual-/Quad-/Octal-Level Translators

General Description

The MAX3394E/MAX3395E/MAX3396E bidirectional level translators provide level shifting required for data transfer in a multivoltage system.

Key Features

  • 10mA current-sink and 15mA currentsource drivers to isolate capacitive loads from lower current drivers. In open-drain systems, slew-rate enhancement enables fast data rates with larger pullup resistors and increased bus load capacitance. Externally applied voltages, VCC and VL, set the logic-high levels for the device. A logic-low signal on one I/O side of the device appears as a logic-low signal on the opposite I/O side, and vice-versa. Each I/O line is pulled up to VCC or VL by an internal pu.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MAX3390E Dual/Quad Low-Voltage Level Translators Maxim
MAX3391E Dual/Quad Low-Voltage Level Translators Maxim
MAX3392E Dual/Quad Low-Voltage Level Translators Maxim
MAX3393E Dual/Quad Low-Voltage Level Translators Maxim
MAX3397E Dual Bidirectional Low-Level Translator Maxim Integrated Products

Other Datasheets by Maxim Integrated (now Analog Devices)

Part Number Description
MAX3395E Dual-/Quad-/Octal-Level Translators
MAX3396E Dual-/Quad-/Octal-Level Translators
MAX3313E RS-232-Compatible Transceivers
MAX3317E RS-232 Compatible Transceivers
MAX3318E RS-232 Compatible Transceivers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MAX3394E/MAX3395E/ MAX3396E ±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/Octal-Level Translators with Speed-Up Circuitry General Description The MAX3394E/MAX3395E/MAX3396E bidirectional level translators provide level shifting required for data transfer in a multivoltage system. Internal slew-rate enhancement circuitry features 10mA current-sink and 15mA currentsource drivers to isolate capacitive loads from lower current drivers. In open-drain systems, slew-rate enhancement enables fast data rates with larger pullup resistors and increased bus load capacitance. Externally applied voltages, VCC and VL, set the logic-high levels for the device. A logic-low signal on one I/O side of the device appears as a logic-low signal on the opposite I/O side, and vice-versa.