Datasheet4U Logo Datasheet4U.com

MAX3878 - Clock and Data Retiming ICs

Download the MAX3878 datasheet PDF. This datasheet also covers the MAX3877 variant, as both devices belong to the same clock and data retiming ics family and are provided as variant models within a single manufacturer datasheet.

General Description

The MAX3877/MAX3878 are compact, low-power clock recovery and data retiming ICs for 2.488Gbps SONET/ SDH applications.

The fully integrated phase-locked loop (PLL) recovers a synchronous clock signal from the serial NRZ data input, which is retimed by the recovered clock.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (MAX3877_MaximIntegratedProducts.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
MAX3872 Multirate Clock and Data Recovery Maxim
MAX3873A Low-Power / Compact 2.5Gbps/2.7Gbps Clock-Recovery and Data-Retiming IC Maxim
MAX3875 2.5Gbps / Low-Power / #.3V Clock Recovery and Data Retiming IC Maxim
MAX3875A Clock Recovery and Data Retiming IC Maxim Integrated Products
MAX3876 2.5Gbps / Low-Power / +3.3V Clock Recovery and Data Retiming IC Maxim

Other Datasheets by Maxim Integrated (now Analog Devices)

Part Number Description
MAX3873 Compact 2.5Gbps/2.7Gbps Clock-Recovery and Data-Retiming IC
MAX3801 3.2Gbps Adaptive Equalizer
MAX3825 2.5Gbps Quad Transimpedance Amplifier
MAX3832 4-Channel Interconnect Mux/Demux ICs
MAX38640A 700mA nanoPower Buck Converter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
19-2062; Rev 0; 5/01 MAX3877/MAX3878 2.5Gbps, +3.3V Clock and Data Retiming ICs with Vertical Threshold Adjust General Description The MAX3877/MAX3878 are compact, low-power clock recovery and data retiming ICs for 2.488Gbps SONET/ SDH applications. The fully integrated phase-locked loop (PLL) recovers a synchronous clock signal from the serial NRZ data input, which is retimed by the recovered clock. An additional 2.488Gbps serial input is available for system loopback diagnostic testing, or this input can be connected to a 155MHz reference clock to maintain a valid clock output in the absence of data transitions. The MAX3877/MAX3878 provide vertical threshold and phase-adjust control to optimize system BER in DWDM applications.