Datasheet4U Logo Datasheet4U.com

MAX3880 - +3.3V / 2.488Gbps / SDH/SONET 1:16 Deserializer

General Description

The MAX3880 deserializer with clock recovery is ideal for converting 2.488Gbps serial data to 16-bit-wide, 155Mbps parallel data for SDH/SONET applications.

Key Features

  • MAX3880 Ordering Information PART MAX3880ECB.
  • Exposed pad Pin Configuration appears at end of data sheet. TEMP. RANGE -40°C to +85°C PIN-.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MAX38800 Step-Down Switching Regulator Maxim Integrated
MAX38801 Step-Down Switching Regulator Maxim Integrated
MAX3881 SDH/SONET 1:16 Deserializer Maxim Integrated Products
MAX3882 2.488Gbps/2.67Gbps 1:4 Demultiplexer Maxim Integrated Products
MAX3882A 2.488Gbps 1:4 Demultiplexer Maxim Integrated Products

Other Datasheets by Maxim Integrated (now Analog Devices)

Part Number Description
MAX388 High-Voltage / Fault-Protected Analog Multiplexers
MAX3885 +3.3V / 2.488Gbps / SDH/SONET 1:16 Deserializer
MAX3800 3.2Gbps Adaptive Equalizer and Cable Driver
MAX3802 3.2Gbps Quad Adaptive Cable Equalizer
MAX3803 DC-Coupled / UCSP 3.125Gbps Equalizer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
19-1467; Rev 1; 12/99 +3.3V, 2.488Gbps, SDH/SONET 1:16 Deserializer with Clock Recovery General Description The MAX3880 deserializer with clock recovery is ideal for converting 2.488Gbps serial data to 16-bit-wide, 155Mbps parallel data for SDH/SONET applications. Operating from a single +3.3V supply, this device accepts high-speed serial-data inputs and delivers lowvoltage differential-signal (LVDS) parallel clock and data outputs for interfacing with digital circuitry. The MAX3880 includes a low-power clock recovery and data retiming function for 2.488Gbps applications. The fully integrated phase-locked loop (PLL) recovers a synchronous clock signal from the serial NRZ data input; the signal is then retimed by the recovered clock.